"ITC has become an excellent forum for discussing issues to do with chip test, but not board test." This statement is often heard amongst the few remaining board test people who have attended more-recent ITCs. Is the statement tme and, if so, why? An informal poll conducted by the author has thrown up reasons such as "there have been no innovations in board test over the last ten years", "board test is no longer researched within academia", and "board test people have deserted ITC because it has become chip centric". Are these statements correct?
If they are, then I am womed because in my world I see many unsolved problems of board test. Here are some examples.
I. There is no real metric for measuring the defect coverage of a board test program. This is true irrespective of whether the program is targeting functional defects (incorrect design) or stmctural defects (incorrect manufacture). It is also true irrespective of whether the test is electrical or nonelectrical (X-ray or optical). This is a worrying situation, especially as the chip test world lives and dies by fault metrics ~ the classical stuck-ats plus the more-recent delay fault and bridging fault models. One can ask the question how bas the board test community got away with it for so long?
2. Boundary-scan is in ascendancy. The minute you switch to a ball-grid-array device packaging style, or similar, you potentially have the problem that boundary scan solves. The prototype-board debug market is already making heavy use of the newer low-cost PC-based testers and the tools for preparing the test programs are maturing and widening their scope to, for example, in-system configuration of CPLDs, FPGAs and even Flash devices. What we know however is that the real work in preparing such programs lies with the interface between the boundary-scan and non-boundary-scan devices. How to prevent bona fide tests between boundary-scan devices from potentially damaging non-boundary-scan devices? A start on this question was made last year at ITC [I], but this topic could stand a lot more research effort.
3.
There are many questions surrounding the true technical and economical relationships between low-cost PC-based board testers and the older and bigger structural testers such as In-Circuit Testers (ICT) plus their variants of Flying Probe Test (FPT) and Manufacturing Defect Analyzer (MDA), Automatic X-ray Inspection ( M I ) and Automatic Optical Inspection (AOI) testers. It is clear that, at the moment, the ICTIAXIIAOI testers still have a valuable role in the board volume-manufacturing environment but how does a systems or contract manufacturing company leverage the investment in the prototype board debug program?
